Differences
This shows you the differences between two versions of the page.
Both sides previous revision Previous revision Next revision | Previous revision Next revisionBoth sides next revision | ||
faq:software:security [2019/05/09 15:22] – SH | faq:software:security [2020/12/18 14:53] – [Security-related FAQs] TS | ||
---|---|---|---|
Line 1: | Line 1: | ||
- | ====== Security-related | + | ====== Security-related |
===== Information on " | ===== Information on " | ||
With reference to recent press coverage, weaknesses in the hardware architecture of processors have been discovered. These vulnaribilities may potentially be exploited with malware and thus may be used for unwanted access to and even theft of business or private data. Those vulnaribilities are known as " | With reference to recent press coverage, weaknesses in the hardware architecture of processors have been discovered. These vulnaribilities may potentially be exploited with malware and thus may be used for unwanted access to and even theft of business or private data. Those vulnaribilities are known as " | ||
Line 58: | Line 58: | ||
^::: | ^::: | ||
^::: | ^::: | ||
- | ^::: | + | ^::: |
^::: | ^::: | ||
^3L XPC slim (LGA)^XH81\\ XH81V|Haswell LGA1150|No support| | ^3L XPC slim (LGA)^XH81\\ XH81V|Haswell LGA1150|No support| | ||
Line 67: | Line 67: | ||
^::: | ^::: | ||
^::: | ^::: | ||
- | ^::: | + | ^::: |
- | ^::: | + | ^::: |
- | ^::: | + | ^::: |
^15.6" XPC all-in-one^X50V4 Series|Haswell-U|No support| | ^15.6" XPC all-in-one^X50V4 Series|Haswell-U|No support| | ||
^:::^X50V5 Series|Skylake-U|Since BIOS version X50V5000.104 (2016-11-14)| | ^:::^X50V5 Series|Skylake-U|Since BIOS version X50V5000.104 (2016-11-14)| | ||
- | **Info**: Devices with 3xx chipset (DH310, XH310,...) or higher have fTPM 2.0 integrated by default. | + | :!: **Info**: Devices with **3xx chipset** (DH310, XH310,...) or higher have fTPM 2.0 integrated by default. |
**Source**: Wikipedia: [[wp> | **Source**: Wikipedia: [[wp> |